

variant_NUCLEO_F446ZE.cpp		Do Not Use	Rx	Tx	SPI/Other	CS	En Flt IO	Signal	Brake	notes	Track A	Track B	Track C	Track D	Track E	Track F	Track G	Track H	Track 9	Track 10	D0/D1 UART6	D52/D53 U-2	D47/D48 U-5	NrF24	Ethernet	SDA_SCL	Open	
const PinName digitalPin[] = {																												
PD_9, //D76 - Serial Rx	76																											
PD_8, //D77 - Serial Tx	77																											
PA_3, //D78/A0	78					1														A0								
PC_0, //D79/A1	79					1														A1								
PC_3, //D80/A2	80					1						A2																
PF_3, //D81/A3	81					1								A3														
PF_5, //D82/A4	82					1									A4													
PF_10, //D83/A5	83					1										A5												
PB_1, //D84/A6	84					1					A6																	
PC_2, //D85/A7	85					1				SPI2_MISO														A7				
PF_4, //D86/A8	86					1							A8															
PF_6, //D87/A9	87					1																						
PA_1, //D88/A19	88					1																			PA1			
PA_2, //D89/A20	89					1																			PA2			
PA_8, //D90	90																											
PA_9, //D91	91																											
PA_10, //D92	92																											
PA_11, //D93	93																											
PA_12, //D94	94																											
PA_13, //D95	95																											
PA_14, //D96	96																											
PC_1, //D97/A21	97					1																						
PC_4, //D98/A22	98					1																				PC1		
PC_5, //D99/A23	99					1																				PC4		
PC_14, //D100	100																									PC5		
PC_15, //D101	101																											
PD_10, //D102	102																											
PE_1, //D103	103																											
PF_11, //D104	104																											
PG_4, //D105	105																											
PG_5, //D106	106																											
PG_6, //D107	107																											
PG_7, //D108	108																											
PG_8, //D109	109																											
PG_10, //D110	110																											
PG_11, //D111	111																									PG11		
PG_12, //D112	112																											
PG_13, //D113	113																										PG13	
PG_15, //D114	114																											
PH_0, //D115	115																											
PH_1 //D116	116																											
											5	5	5	5	5	5	5	5	5	5	6	2	2	3	6	11	2	6

RMII pins Table 11

PA1	RMII Reference Clock	-
PA2	RMII MDIO	-
PC1	RMII MDC	-
PA7	RMII RX Data Valid	D11
PC4	RMII RXD0	-
PC5	RMII RXD1	-
PG11	RMII TX Enable	-
PG13	RXII TXD0	-
PB13	RMII TXD1	I2S_A_CK